Programmable Array Logic

Results: 262



#Item
131Managing Security in FPGA-Based Embedded Systems Ted Huffmire Naval Postgraduate School Brett Brotherton Special Technologies Laboratory

Managing Security in FPGA-Based Embedded Systems Ted Huffmire Naval Postgraduate School Brett Brotherton Special Technologies Laboratory

Add to Reading List

Source URL: www.cisr.us

Language: English - Date: 2008-12-31 16:03:00
132FPGAs Provide Programmability and Performance for Next Generation Motor Control Drives – Today versus Tomorrow Industry studies indicate that close to 2/3rds of the energy consumed in a factory floor is from motor-driv

FPGAs Provide Programmability and Performance for Next Generation Motor Control Drives – Today versus Tomorrow Industry studies indicate that close to 2/3rds of the energy consumed in a factory floor is from motor-driv

Add to Reading List

Source URL: www.altera.com

Language: English - Date: 2014-09-03 20:31:40
133R E V O L U T I O N I Z I N G N O N - V O L AT I L E I N T E G R AT I O N  M A X 1 0 F P G A s – R E V O L U T I O N I Z I N G N O N - V O L AT I L E I N T E G R AT I O N Family Overview Altera’s MAX® 10 FPGAs revo

R E V O L U T I O N I Z I N G N O N - V O L AT I L E I N T E G R AT I O N M A X 1 0 F P G A s – R E V O L U T I O N I Z I N G N O N - V O L AT I L E I N T E G R AT I O N Family Overview Altera’s MAX® 10 FPGAs revo

Add to Reading List

Source URL: www.altera.com

Language: English
134Logic Synthesis for Better Than Worst-case Designs Jason Cong1,2 and Kirill Minkovich1 1 Computer Science Department University of California, Los Angeles 2

Logic Synthesis for Better Than Worst-case Designs Jason Cong1,2 and Kirill Minkovich1 1 Computer Science Department University of California, Los Angeles 2

Add to Reading List

Source URL: cadlab.cs.ucla.edu

Language: English - Date: 2009-03-09 16:24:15
135Quarterly newsletter for verification engineers  About This Issue Welcome to the Advanced Verification Bulletin! With every leap in design complexity,

Quarterly newsletter for verification engineers About This Issue Welcome to the Advanced Verification Bulletin! With every leap in design complexity,

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-11-07 12:00:59
136Microsoft Word[removed]NHBK[removed]CEG with Change 1.docx

Microsoft Word[removed]NHBK[removed]CEG with Change 1.docx

Add to Reading List

Source URL: www.hq.nasa.gov

Language: English - Date: 2011-03-30 09:42:08
137Introduction to Quartus II Software  Introduction to Quartus II Software The Altera® Quartus® II design software is a multiplatform design environment that easily adapts to your specific needs in all phases of FPGA an

Introduction to Quartus II Software Introduction to Quartus II Software The Altera® Quartus® II design software is a multiplatform design environment that easily adapts to your specific needs in all phases of FPGA an

Add to Reading List

Source URL: www.altera.com

Language: English - Date: 2011-05-03 16:48:08
138A case study of FPGA mappers optimality

A case study of FPGA mappers optimality

Add to Reading List

Source URL: cadlab.cs.ucla.edu

Language: English - Date: 2007-02-12 14:27:19
139Stratix IV GX FPGA Development Board Reference Manual 101 Innovation Drive San Jose, CA[removed]www.altera.com

Stratix IV GX FPGA Development Board Reference Manual 101 Innovation Drive San Jose, CA[removed]www.altera.com

Add to Reading List

Source URL: www.altera.com

Language: English - Date: 2012-08-21 21:54:10
140
I/O and High Speed I/O in Arria 10 Devices

I/O and High Speed I/O in Arria 10 Devices

Add to Reading List

Source URL: www.altera.com

Language: English - Date: 2014-08-15 08:54:31